
Chapter 10: IC Technology
Số trang: 17
Loại file: ppt
Dung lượng: 3.83 MB
Lượt xem: 2
Lượt tải: 0
Xem trước 2 trang đầu tiên của tài liệu này:
Thông tin tài liệu:
Embedded Systems Design: A Unified Hardware/Software IntroductionChapter 10: IC Technology1Outline• Anatomy of integrated circuits • Full-Custom (VLSI) IC Technology • Semi-Custom (ASIC) IC Technology • Programmable Logic Device (PLD)
Nội dung trích xuất từ tài liệu:
Chapter 10: IC TechnologyEmbedded Systems Design: A Unified Hardware/SoftwareIntroduction Chapter 10: IC Technology 1 Outline • Anatomy of integrated circuits • Full-Custom (VLSI) IC Technology • Semi-Custom (ASIC) IC Technology • Programmable Logic Device (PLD) IC TechnologyEmbedded Systems Design: A Unified Hardware/Software 2 Introduction, (c) 2000 Vahid/Givargis CMOS transistor • Source, Drain – Diffusion area where electrons can flow – Can be connected to metal contacts (via’s) • Gate – Polysilicon area where control voltage is applied • Oxide – Si O2 Insulator so the gate voltage can’t leakEmbedded Systems Design: A Unified Hardware/Software 3 Introduction, (c) 2000 Vahid/Givargis End of the Moore’s Law? • Every dimension of the MOSFET has to scale – (PMOS) Gate oxide has to scale down to • Increase gate capacitance • Reduce leakage current from S to D • Pinch off current from source to drain – Current gate oxide thickness is about 2.5-3nm • That’s about 25 atoms!!! gate IC package IC oxide source channel drain Silicon substrateEmbedded Systems Design: A Unified Hardware/Software 4 Introduction, (c) 2000 Vahid/GivargisEmbedded Systems Design: A Unified Hardware/Software 5 Introduction, (c) 2000 Vahid/Givargis 20Ghz + • FinFET has been manufactured to 18nm – Still acts as a very good transistor • Simulation shown that it can be scaled to 10nm – Quantum effect start to kick in • Reduce mobility by ~10% – Ballistic transport become significant • Increase current by about ~20%Embedded Systems Design: A Unified Hardware/Software 6 Introduction, (c) 2000 Vahid/Givargis NAND • Metal layers for routing (~10) • PMOS don’t like 0 • NMOS don’t like 1 • A stick diagram form the basis for mask setsEmbedded Systems Design: A Unified Hardware/Software 7 Introduction, (c) 2000 Vahid/Givargis Silicon manufacturing steps • Tape out – Send design to manufacturing • Spin – One time through the manufacturing process • Photolithography – Drawing patterns by using photoresist to form barriers for depositionEmbedded Systems Design: A Unified Hardware/Software 8 Introduction, (c) 2000 Vahid/Givargis Full Custom • Very Large Scale Integration (VLSI) • Placement – Place and orient transistors • Routing – Connect transistors • Sizing – Make fat, fast wires or thin, slow wires – May also need to size buffer • Design Rules – “simple” rules for correct circuit function • Metal/metal spacing, min poly width…Embedded Systems Design: A Unified Hardware/Software 9 Introduction, (c) 2000 Vahid/Givargis Full Custom • Best size, power, performance • Hand design – Horrible time-to-market/flexibility/NRE cost… – Reserve for the most important units in a processor • ALU, Instruction fetch… • Physical design tools – Less optimal, but faster…Embedded Systems Design: A Unified Hardware/Software 10 Introduction, (c) 2000 Vahid/Givargis Semi-Custom • Gate Array – Array of prefabricated gates – “place” and route – Higher density, faster time-to-market – Does not integrate as well with full-custom • Standard Cell – A library of pre-designed cell – Place and route – Lower density, higher complexity – Integrate great with full-customEmbedded Systems Design: A Unified Hardware/Software 11 Introduction, (c) 2000 Vahid/Givargis Semi-Custom • Most popular design style • Jack of all trade – Good • Power, time-to-market, performance, NRE cost, per-unit cost, area… • Master of none – Integrate with full custom for critical regions of designEmbedded Systems Design: A Unified Hardware/Software 12 Introduction, (c) 2000 Vahid/GivargisEmbedded Systems Design: A Unified Hardware/Software 13 Introduction, (c) 2000 Vahid/Givargis Programmable Logic Device • Programmable Logic Device – Programmable Logic Array, Programmable Array Logic, Field Programmable Gate Array • All layers already exist – Designers can purchase an IC – To implement desired functionality • Connections on the IC are either created or destroyed to implement • Benefits – Very low NRE costs – Great time to market • Drawback – High unit cost, bad for large volume – Power • Except special PLA ...
Nội dung trích xuất từ tài liệu:
Chapter 10: IC TechnologyEmbedded Systems Design: A Unified Hardware/SoftwareIntroduction Chapter 10: IC Technology 1 Outline • Anatomy of integrated circuits • Full-Custom (VLSI) IC Technology • Semi-Custom (ASIC) IC Technology • Programmable Logic Device (PLD) IC TechnologyEmbedded Systems Design: A Unified Hardware/Software 2 Introduction, (c) 2000 Vahid/Givargis CMOS transistor • Source, Drain – Diffusion area where electrons can flow – Can be connected to metal contacts (via’s) • Gate – Polysilicon area where control voltage is applied • Oxide – Si O2 Insulator so the gate voltage can’t leakEmbedded Systems Design: A Unified Hardware/Software 3 Introduction, (c) 2000 Vahid/Givargis End of the Moore’s Law? • Every dimension of the MOSFET has to scale – (PMOS) Gate oxide has to scale down to • Increase gate capacitance • Reduce leakage current from S to D • Pinch off current from source to drain – Current gate oxide thickness is about 2.5-3nm • That’s about 25 atoms!!! gate IC package IC oxide source channel drain Silicon substrateEmbedded Systems Design: A Unified Hardware/Software 4 Introduction, (c) 2000 Vahid/GivargisEmbedded Systems Design: A Unified Hardware/Software 5 Introduction, (c) 2000 Vahid/Givargis 20Ghz + • FinFET has been manufactured to 18nm – Still acts as a very good transistor • Simulation shown that it can be scaled to 10nm – Quantum effect start to kick in • Reduce mobility by ~10% – Ballistic transport become significant • Increase current by about ~20%Embedded Systems Design: A Unified Hardware/Software 6 Introduction, (c) 2000 Vahid/Givargis NAND • Metal layers for routing (~10) • PMOS don’t like 0 • NMOS don’t like 1 • A stick diagram form the basis for mask setsEmbedded Systems Design: A Unified Hardware/Software 7 Introduction, (c) 2000 Vahid/Givargis Silicon manufacturing steps • Tape out – Send design to manufacturing • Spin – One time through the manufacturing process • Photolithography – Drawing patterns by using photoresist to form barriers for depositionEmbedded Systems Design: A Unified Hardware/Software 8 Introduction, (c) 2000 Vahid/Givargis Full Custom • Very Large Scale Integration (VLSI) • Placement – Place and orient transistors • Routing – Connect transistors • Sizing – Make fat, fast wires or thin, slow wires – May also need to size buffer • Design Rules – “simple” rules for correct circuit function • Metal/metal spacing, min poly width…Embedded Systems Design: A Unified Hardware/Software 9 Introduction, (c) 2000 Vahid/Givargis Full Custom • Best size, power, performance • Hand design – Horrible time-to-market/flexibility/NRE cost… – Reserve for the most important units in a processor • ALU, Instruction fetch… • Physical design tools – Less optimal, but faster…Embedded Systems Design: A Unified Hardware/Software 10 Introduction, (c) 2000 Vahid/Givargis Semi-Custom • Gate Array – Array of prefabricated gates – “place” and route – Higher density, faster time-to-market – Does not integrate as well with full-custom • Standard Cell – A library of pre-designed cell – Place and route – Lower density, higher complexity – Integrate great with full-customEmbedded Systems Design: A Unified Hardware/Software 11 Introduction, (c) 2000 Vahid/Givargis Semi-Custom • Most popular design style • Jack of all trade – Good • Power, time-to-market, performance, NRE cost, per-unit cost, area… • Master of none – Integrate with full custom for critical regions of designEmbedded Systems Design: A Unified Hardware/Software 12 Introduction, (c) 2000 Vahid/GivargisEmbedded Systems Design: A Unified Hardware/Software 13 Introduction, (c) 2000 Vahid/Givargis Programmable Logic Device • Programmable Logic Device – Programmable Logic Array, Programmable Array Logic, Field Programmable Gate Array • All layers already exist – Designers can purchase an IC – To implement desired functionality • Connections on the IC are either created or destroyed to implement • Benefits – Very low NRE costs – Great time to market • Drawback – High unit cost, bad for large volume – Power • Except special PLA ...
Tìm kiếm theo từ khóa liên quan:
thủ thuật máy tính công nghệ thông tin tin học quản trị mạng computer networkTài liệu có liên quan:
-
52 trang 465 1 0
-
24 trang 370 1 0
-
Top 10 mẹo 'đơn giản nhưng hữu ích' trong nhiếp ảnh
11 trang 366 0 0 -
Làm việc với Read Only Domain Controllers
20 trang 344 0 0 -
96 trang 333 0 0
-
74 trang 329 0 0
-
Đồ án tốt nghiệp: Xây dựng ứng dụng di động android quản lý khách hàng cắt tóc
81 trang 318 0 0 -
Tài liệu dạy học môn Tin học trong chương trình đào tạo trình độ cao đẳng
348 trang 317 1 0 -
Báo cáo thực tập thực tế: Nghiên cứu và xây dựng website bằng Wordpress
24 trang 303 0 0 -
Tài liệu hướng dẫn sử dụng thư điện tử tài nguyên và môi trường
72 trang 299 0 0 -
Giáo trình Hệ thống mạng máy tính CCNA (Tập 4): Phần 2
102 trang 295 0 0 -
EBay - Internet và câu chuyện thần kỳ: Phần 1
143 trang 292 0 0 -
64 trang 290 0 0
-
Bài giảng: Lịch sử phát triển hệ thống mạng
118 trang 278 0 0 -
Bài giảng An toàn và bảo mật thông tin - Trường đại học Thương Mại
31 trang 271 0 0 -
20 trang 270 0 0
-
47 trang 261 0 0
-
LUẬN VĂN: TÌM HIỂU PHƯƠNG PHÁP HỌC TÍCH CỰC VÀ ỨNG DỤNG CHO BÀI TOÁN LỌC THƯ RÁC
65 trang 260 0 0 -
Giáo trình Hệ điều hành: Phần 2
53 trang 254 0 0 -
Đề cương chi tiết học phần Thiết kế và cài đặt mạng
3 trang 246 0 0