Hardware and Computer Organization- P18:Today, we often take for granted the impressive array of computing machinery that surrounds usand helps us manage our daily lives. Because you are studying computer architecture and digitalhardware, you no doubt have a good understanding of these machines, and you’ve probably writtencountless programs on your PCs and workstations.
Nội dung trích xuất từ tài liệu:
Hardware and Computer Organization- P18Indexspeculative execution, 366 TRUE or FALSE, 16SRAM, 6, 372 truth tables, 35, 44stack, 211 two’s complement, 195 and subroutines, 216 implementation options, 308 U full ascending, 308 UART, 330 full descending, 309 undefined mode, 300, 301 empty ascending, 309 universal asynchronous receiver/transmitter, 330 empty descending, 309 universal serial bus (USB), 5 operations, 306 upper data strobe, 165 LDM, 307 USB, 81 STM, 307 user mode, 216, 298, 300, 392 pointer, 172 r13: stack pointer, 298 segment (SS) register, 274 r14: link register, 298standard cells, 346 r15: program counter, 298standard memory module (SIMM), 6 user stack pointer, 216Standard Performance Evaluation Corporation, 404state dependency, 73 Vstate machine, 61, 84 validity bit, 383, 391state transition diagram, 84 vectors, 327static, Verilog, 2 memory, 143 very large scale integration, 115 RAM (SRAM), 6, 145 VHDL, 2 random access memory (SRAM), 6, 372 vias, 16status bus, 125 virtual,status register, 173 address, 387, 388STM:, 307 extension, 387storage register, 83 memory, 372, 387stored charge, 145 page number, 390, 391stores, 298 VLSI, 115string manipulation, 285 volatile, 330successive approximation, 336, 343 voltage divider, 339superscalar architecture, 356 voltage to frequency, 336supervisor mode, 216, 300, 301 von Neumann architecture, 355supervisor stack pointer, 216 von Neumann bottleneck, 355SWITCH, 210 VXI, 5synchronous dynamic random access memory, 143 V bit, 299system-on-silicon, 296 V BIT (overflow), 174system interface bus (SCSI), 5 Wsystem mode, 300 wait state, 150system vectors, 291, 328 WHILE, 210T wired-AND, 420tag, 377 word, 23tag memory, 378 alignment, 178Teesside assembler, 182 offset, 390Temporal locality, 374 write-around cache, 386tera, 8 write-back cache, 386Teramac, 428 write-through cache, 386text editor, 168 Xthree-terminal device, 18 X86 instruction format, 278throughput, 362 Xilinx, 426thumb mode bit, 299 X BIT (extend bit), 174time critical, 405time sensitive, 405 Ztiming diagram, 77 Z80, 265toggling, 72 ZERO, 201translation lookaside buffer (TLB), 391 zero flag, 174TRAP #15 Instruction, 240 Zilog, Inc., 265TRAP instructions, 200 Z BIT (zero bit), 174, 299tri-state (TS), 29 492 ELSEVIER SCIENCE DVD-ROM LICENSE AGREEMENTPLEASE READ THE FOLLOWING AGREEMENT CAREFULLY BEFORE USING THIS DVD-ROM PRODUCT. THIS DVD-ROM PROD-UCT IS LICENSED UNDER THE TERMS CONTAINED IN THIS DVD-ROM LICENSE AGREEMENT (“Agreement”). BY USINGTHIS DVD-ROM PRODUCT, YOU, AN INDIVIDUAL OR ENTITY INCLUDING EMPLOYEES, AGENTS AND REPRESENTATIVES(“You” or “Your”), ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT, THAT YOU UNDERSTAND IT, AND THATYOU AGREE TO BE BOUND BY THE TERMS AND CONDITIONS OF THIS AGREEMENT. ELSEVIER SCIENCE INC. (“ElsevierScience”) EXPRESSLY DOES NOT AGREE TO LICENSE THIS DVD-ROM PRODUCT TO YOU UNLESS YOU ASSENT TO THISAGREEMENT. IF YOU DO NOT AGREE WITH ANY OF THE FOLLOWING TERMS, YOU MAY, WITHIN THIRTY (30) DAYS AFTERYOUR RECEIPT OF THIS DVD-ROM PRODUCT RETURN THE UNUSED DVD-ROM PRODUCT AND ALL ACCOMPANYINGDOCUMENTATION TO ELSEVIER SCIENCE FOR A FULL REFUND.DEFINITIONSAs used in this Agreement, these terms shall have the following meanings:“Proprietary Material” means the valuable and proprietary information content of this DVD-ROM Product including allindexes and graphic materials and software used to access, index, search and retrieve the information content from thisDVD-ROM Product developed or licensed by Elsevier Science and/or its affiliates, suppliers and licensors.“DVD-ROM Product” means the copy of the Proprietary Material and any other material delivered on DVD-ROM and anyother human-readable or machine-readable materials enclosed with this Agreement, including without limitation docu-mentation relating to the same.OWNERSHIPThis DVD-ROM Product has been supplied by and is proprietary to Elsevier Science and/or its affiliates, suppliers and licen-sors. The copyright in the DVD- ...
Hardware and Computer Organization- P18
Số trang: 3
Loại file: pdf
Dung lượng: 59.27 KB
Lượt xem: 9
Lượt tải: 0
Xem trước 2 trang đầu tiên của tài liệu này:
Thông tin tài liệu:
Tìm kiếm theo từ khóa liên quan:
Vi điều khiển PIC thiết bị máy chủ giao tiếp ngoại vi Định thời biểu CPU hệ điều hành đa chương phần cứng CPUTài liệu có liên quan:
-
Giáo trình Vi điều khiển PIC: Phần 1
119 trang 131 0 0 -
Giáo trình Vi điều khiển PIC: Lý thuyết - Thực hành (Phần 2)
168 trang 104 0 0 -
Tìm hiểu các thông số cơ bản của CPU
11 trang 91 0 0 -
Giáo trình hoàn chỉnh vi điều khiển PIC 14
8 trang 58 0 0 -
Bài tập lớn lý thuyết điều khiển tự động
16 trang 48 0 0 -
Agile Processes in Software Engineering and Extreme Programming- P10
19 trang 43 0 0 -
GIÁO TRÌNH ĐIỀU KHIỂN SỐ_CHƯƠNG 7
0 trang 41 0 0 -
GIÁO TRÌNH ĐIỀU KHIỂN SỐ_CHƯƠNG 5
0 trang 41 0 0 -
GIÁO TRÌNH ĐIỀU KHIỂN SỐ_CHƯƠNG 1_2
0 trang 38 0 0 -
Giáo trình Vi điều khiển PIC: Lý thuyết - Thực hành (Phần 1)
201 trang 37 1 0